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Abstract- Recently the hybrid multi-port DC circuit breaker 
(MP-DCCB) is becoming popular in protecting HVDC grids, 
thanks to their reduction of power electronics devices. In this 
paper, an enhanced multi-port current-limiting DCCB (MP-
CLCB) for multiple line protection is proposed. The integrated 
fault current limiter (FCL) inside the MP-CLCB can clear the 
fault faster with slightly increased costs. To reduce the energy 
dissipation requirement for the surge arresters caused by the 
newly added current-limiting path, an energy transfer path 
which provides a loop with the inductors during the current de-
cay stage is designed. The theoretical analysis of the pre-
charging, current-limiting, fault interruption and energy dissipa-
tion of the MP-CLCB is carried out. Moreover, the design prin-
ciples of the energy dissipation and the key parameters of the 
MP-CLCB are provided. The proposed approaches are verified 
through simulations in PSCAD/EMTDC. The results show that 
the MP-CLCB can replace multiple DCCBs, accelerate the fault 
current interruption and reduce the energy dissipation require-
ment for the surge arresters. 
Index Terms—HVDC grid; multi-port DC Circuit Breaker 
(MP-DCCB); fault current limiter (FCL); energy dissipation. 
 
NOMENCLATURE 
MP-CLCB Multi-Port Current-Limiting Circuit Breaker 
UFD Ultra-Fast Disconnector 
LCS Load Commutation Switch 
NCP Nominal Current Path 
MBP Main Breaker Path 
MBU Main Breaker Unit 
CLP Current-Limiting Path 
CPP Capacitor Pre-charging Path 
ETP Energy Transfer Path 
I.  INTRODUCTION1 
                                                                                                                                                                                                                                                                                     
Recently, the modular multilevel converter (MMC) based high 
voltage direct current (HVDC) grid, which is formed by 
interconnecting multiple converter stations, is becoming 
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popular due to their flexible operation and control in achieving 
a high penetration of renewable energy [1]-[3]. However, a 
DC grid has low inertia and impedance at the DC side, which 
results in its fast dynamic response [4]. DC fault currents may 
increase quickly following a DC short-circuit in the HVDC 
grid, which may damage the converters and other equipment.  
Compared to the DC fault ride-through scheme using MMCs 
with self-blocking sub-modules (SMs), the DC circuit breaker 
(DCCB) based protection can ensure the selectivity of clearing 
the DC fault and a fast system restoration [5]‐[7]. Hence, 
DCCBs may have a broad prospect in HVDC grids. Hybrid 
circuit breakers (HCBs) have lower on-state losses than solid-
state DCCBs and faster fault current interrupting speed than 
mechanical DCCBs [8]-[9]. One of the classical 
configurations is ABB’s HCB which consists of two paths: the 
nominal current path (NCP) and main breaker path (MBP) 
[10]. However, the extensive capital cost will be the 
bottleneck if DCCBs are installed at all lines connecting to a 
common DC bus [11].  
Integrating the HCBs into one multi-port DCCB (MP-
DCCB) can reduce the use of power electronic devices [12]-
[15]. An interlink HCB for unidirectional and bidirectional 
interruption has been proposed in [12], which features its re-
duced sizes and costs. In [13], an integrated DCCB for meshed 
HVDC grids has been proposed, wherein the breakers con-
nected to the same DC bus are merged into the proposed inte-
grated DCB. However, they do not have the current limiting 
capability. The MP-DCCB in [14] utilizes the characteristics 
of HCB and reduces the number of components. However, 
overcurrent may be observed when the fault current flows 
through the lower arm of the faulty line. The MP-DCCB pro-
posed in [15] embeds current limiting inductors and can effec-
tively limit the rate-of-change of the DC fault currents. How-
ever, the remaining energy in the inductor may slow down the 
decay of the fault current and increase the energy dissipated 
by surge arresters (SAs). 
It may take several milliseconds for MP-DCCB to interrupt 
the fault current. The rapid development of fault current may 
result in a large overcurrent. A fault current limiter (FCL) can 
limit the rate-of-change of the fault current and therefore, re-
duce the burden of DCCBs. The FCL based on power elec-
tronics devices can be classified into solid and hybrid catego-
ries [16], [17]. The solid FCL has high on-state losses and 
limited capacity. The hybrid FCL combines the advantages of 
power electronics and mechanical switches. Thanks to their 
fast development, hybrid DCCBs with current limiting capa-
bility are emerging. Reference [18] proposes an HCB that has 
different current limiting function for protecting permanent 
and temporary DC faults. However, this type of DCCB can 
only operates in low voltage DC systems. 
The paper proposes a novel topology of the multi-port cur-
rent-limiting DCCB (MP-CLCB) which combines the multi-
port DCCB and FCL. The current-limiting path (CLP) uses 
high rating thyristors which are durable and economical as the 
main switch. The free-wheeling path proposed in [19] has 
been employed to accelerate the current decay in the SA. In 
the proposed MP-CLCP, an energy transfer path (ETP) by 
adding additional thyristors and capacitor to the path is em-
ployed to bypass the inductors and accelerate the fault current 
decay. The current commutation path in the proposed MP-
CLCB shares the similar concept with ABB’s hybrid breaker 
[20]. The main innovation of the proposed topology is to en-
hance the performance of such type of hybrid breakers through 
proposing the current limiting path which can reduce the fault 
current and the ETP which can dissipate energy in inductors 
[21]-[22]. In this case, the shunt columns of SA can be re-
duced, which is beneficial to the manufacture and its cost. 
Moreover, reducing the dissipated energy of the SA is very 
important to reduce the shunt columns of SA and therefore, 
will be beneficial to the manufacture and its cost. The opera-
tion principle of the proposed MP-CLCB is provided and its 
effectiveness is verified through simulations in 
PSCAD/EMTDC. 
II. TOPOLOGY AND OPERATIONAL MECHANISM OF THE 
PROPOSED MP-CLCB 
A. Existing Multi-Port DCCB 
Fig. 1 shows the topologies and configurations of the con-
ventional DCCB and the existing MP-DCCB [14] in a DC 
grid. It is shown that an MP-DCCB protects n lines connected 
to the same DC bus. 
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Fig. 1.  Configuration of DCCBs and the MP-DCCB: (a) deployment of con-
ventional DCCBs; (b) topology of the conventional HCB; (c) deployment of 
the MP-DCCB; (d) topology of existing MP-DCCB. 
The current transfer process of the MP-DCCB [14] 
installed in Fig. 1(c) is shown in Fig. 1(d) in case of a fault in 
Line 2. During normal operation, current flows through both 
the upper and lower arms, which is equivalent to a parallel 
connection of the upper and lower arms. Thus, the on-state 
losses are less than the conventional DCCB. However, due to 
the lack of current-limiting capability, similar to the HCB, the 
MP-DCCB needs to interrupt a large fault current. To handle 
this issue, a DCCB with embedded FCL has been proposed in 
[20], which can limit the rate-of-change of the fault current 
and therefore, reduce the energy dissipated in the SA and the 
interruption time. 
B. Topology of the Proposed MP-CLCB 
The proposed MP-CLCB is shown in Fig. 2. The breaker 
consists of two main parts: the NCP and the main branch 
shared by all connected branches. Each NCP consists of an 
ultra-fast disconnector (UFD) and a load commutation switch 
(LCS). The UFD and diodes with large current ratings are 
connected between each NCP and the main branch. The main 
branch is composed of an MBP, a CLP, a capacitor pre-
charging path (CPP) and an ETP.  
The function of each path is: CPP- Charging capacitor 
CCLP, which is required for current commutation among 
branches during current interruption; ETP- Improving dissipa-
tion energy in Ldci and LFCL when the main breaker unit (MBU) 
is turned off; MBP- Commutating and interrupting fault cur-
rent to help UFDi and LCSi turn off; CLP- Commutating cur-
rent into the current-limiting inductor LFCL. 
The CPP, which is composed of resistor Rg, capacitor Cg 
and thyristor Tg, is to pre-charge the high-voltage capacitor 
under the DC voltage. As CCLP and Cg will remain charged for 
a long time, resistive grounding preventing leakage currents is 
needed to clamp their voltages. The thyristor Tg2 is applied to 
discharge Cg through the Rg. The utilization of Tg2 might in-
crease cost and size. However, the size and cost can be mini-
mized by optimizing the system dimension and design.  
The ETP consists of three parts: 1) Thyristor Td, which is 
used to form a loop with the inductor. 2) Pre-charged capacitor 
CETP, whose discharging process provides a reversed turn-off 
voltage for Td. Before operation, CETP will be pre‐charged to 
about 1 kV through a power source, e.g. the laser energy 
charging technology. 3) Resistor R, which absorbs the energy 
of the capacitor. The MBP consists of an IGBT group and a 
SA group.  
The CLP has three parts: 1) The thyristor valve group Ta, 
which is used to rapidly transfer the fault current to ensure the 
UFD can open at zero current. 2) The branch with parallel 
connected Tb and Tg1, and the pre-charging capacitor CCLP 
with a paralleled surge arrester, which overall ensures the 
turn-off of Ta. Moreover, the reverse charging of the capacitor 
can store partial energy and limit the rate-of-change of the 
current. 3) The branch with the thyristor valve group Tc and 
the current limiting inductor LFCL. As the line current limiting 
inductor Ldci (i=1, 2, …, n) may affect the dynamic characteris-
tics of the DC system, LFCL will not be inserted into the circuit 
during normal operation and will be inserted into the main 
path to suppress fault currents. LFCL is used to limit the rate-of-
rise of the fault current and therefore, reduce the voltage-of-
rise of the capacitor CCLP. In fact, the MP-DCCB could oper-
ate without LFCL, as many DCCBs with parallel capacitors 
have been reported in the open literature. However, the DCCB 
without the FCL may cause overvoltage on CCLP. To avoid the 
overvoltage, the capacitance of the CCLP should be increased. 
However, this solution would in turn increase the volume and 
cost. Therefore, the insertion of the LFCL is an effective alter-
native solution. The selection of the DC reactance (LFCL and 
Ldci) should be determined based on the overall system re-
quirement and case-by-case, which needs an optimal design to 
minimize their volume [19]. For instance, the ratio of LFCL/Ldci 
can be 1~3. 
C. Operating Principle of the Proposed MP-CLCB 
The operating principle of the MP-CLCB is illustrated in 
Fig. 3: (a) CCLP and CETP are charged during normal operation. 
(b) The fault occurs at t0; MBU operates at t1; CCLP begins to 
discharge at t2; the voltage of CCLP is reduced to zero at t3; 
LFCL is completely inserted into the circuit at t4,. (c) At t5, 
MBU is turned off. (d) At t6, the current of the faulty line 
drops to zero and CETP starts to discharge; At t7, the voltage of 
CETP is reduced to 0; At t8, the energy stored in the inductors 
are completely dissipated. The four operating stages of the 
MP-CLCB are detailed as follows: 
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Fig. 3.  The time sequence of the MP-CLCB. 
a. Stage I (Normal operation) 
In normal operation, all UFDs and LCSs are closed, MBP 
and ETP are bypassed, UFDi' is closed to protect Di' from 
overvoltage under DC faults, Tg, Tg1 and Tg1' are turned on, Cg 
and CCLP are charged. Tg2'…Tgn' are in backup modes in case 
that Line1 is out of service. For CPP and CLP, the currents 
through Tg and Tg1 will reduce to zero when the charging 
process of CCLP is completed. Then, the thyristors will turn off. 
CCLP can remain its pre-charge voltage because Tg1 and Tb are 
off. 
b. Stage II (Current-limiting) 
The processes are illustrated as the red solid lines and red 
dotted lines in Fig. 4(a). If a DC fault occurs on Line 1 at t0, 
IGBTs in MBP and Ta of CLP will be turned on when the fault 
is detected at t1'. The current flows through D1'. After a short 
time delay, at t1'', a turn-off signal will be given to LCS1 and 
UFDi' (i=2,3...,n) of other branches. Then, the current in LCS1 
drops rapidly. At t1, UFD1 starts to open when the current in it 
is fully transferred to the MBU. To simplify the derivations in 
the theoretical analysis, it is assumed that t1' = t1'' = t1 because 
the turn-off time of IGBTs are short and can be ignored. 
The operation of CLP is shown in Figs. 4(b)-(e). At t2, 
UFD1 is fully opened. Triggering signals will be kept sending 
to Tb and Tc until the thyristor is turned on. Tb is turned on due 
to the forward-biased voltage of the pre-charged capacitor. At 
the same time, CCLP starts to discharge and Ta has to withstand 
the reversed voltage. Ta can be turned off after a short delay, 
as shown in Fig. 4(c). At t3, the capacitor voltage reduces to 0, 
and then CCLP is reversely charged. Tc is turned on due to the 
forward-biased voltage. The current flows through CCLP begins 
to decrease when the voltage of CCLP is higher than the DC 
voltage. At t4, when the current flowing through the capacitor 
drops to zero, Tb will be turned off and LFCL will be inserted 
into the circuit. 
c. Stage III (Fault current decay) 
At t5, the current in the faulty line is measured. Then, the 
circuit status will be discriminated to determine if the breaker 
will keep open or return to normal operation. If the fault still 
exists, the MBU will be turned off at t5, D1 and Td of ETP will 
be turned on at the same time. Then, the inductor current will 
be quickly transferred. The fault current will gradually 
decrease when the SA operates. The process is shown in the 
red solid and blue solid lines in Fig. 4(a). 
d. Stage IV (Energy dissipation process) 
The current path of this process is shown in Fig. 5. At t6, Te 
will be turned on when the current in the faulty line drops to 
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Fig. 2.  Topology of the proposed MP-CLCB: (a) Modular view; (b) Detailed view. 
zero. Then, the pre-charged capacitor CETP starts to discharge. 
At the same time, Td withstands a reversed voltage and will be 
is off after a short delay. 
The current paths are shown in Fig. 5(b). At t7, the capacitor 
voltage drops to zero. Then, the inductors form a loop with R 
and CETP wherein the capacitor is charged. The energy is 
dissipated through R. Thanks to the capacitor, the energy is 
rapidly transferred from the inductors, as shown in Fig. 5(c). 
At t8, the inductor current drops to zero. Then, D1 and D1' 
turn off and the energy stored in the inductors is completely 
dissipated. Finally, the capacitor dissipates the energy through 
the resistance, as shown in Fig. 5(d). 
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Fig. 4.  Current paths of fault current limiting and decay processes: (a) t1~t6,  
(b) t1~t2, (c) t2~t3, (d) t3~t4, (e) t4~t5. 
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Fig. 5.  Current path of the energy dissipation process: (a) t6~t9, (b) t6~t7, (c) 
t7~t8, (d) t8~t9. 
D. Analysis of Multiple Fault Types and Reclosing Process 
In Fig. 1, MMCK is the converter station connected to the 
DC bus. Herein, the DC bus is defined as busK and the breaker 
is defined as MP-CLCBK. If a pole-to-ground fault occurs on 
busK, the MP-CLCBK cannot clear the fault. Then, the faulty 
pole of the nearest converter station MMCK will be blocked. 
Then, the backup protection should be activated and the lines 
1 to n-1 will be interrupted by remote breakers MP-CLCBj 
(j=1, 2, ..., K-1) to interrupt all lines connected to busK. At the 
same time, the output power of MMCK is reduced by a half, 
and the healthy pole remains operating. If the fault occurs on 
linen, the linen should be interrupted by MP-CLCBK and 
MMCK should be blocked. If faults occur on multiple lines 
(for example, lines i and j), the positive sides of the diodes (Di 
and Dj) will withstand the bus voltage, and the negative sides 
of the diodes (Di and Dj) will withstand the fault voltage. Then, 
the diodes (Di and Dj) on the branches of the faulty lines will 
turn on. Differing from the single-line fault, during multi-line 
faults, multiple fault currents will flow into the MBU, which 
increases the level of its maximum current. Yet, the voltage 
across MBU does not change. Therefore, a parallel IGBT 
group connected with the MBU can be designed to protect 
multi-line faults. 
Comparing with conventional HCBs, the multiport circuit 
breaker features in handling complex bus faults. It is because 
the DC bus is embedded in the MP-CLCB, which reduces the 
probability of a bus fault. Moreover, a DC bus fault can still 
be protected with the help from remote MP-CLCBs which can 
isolate the lines connected to the faulty bus. As for the remote 
MP-CLCBs, the fault on the faulty bus can be seen as a 
ground fault on the lines connected to the bus. Therefore, their 
primary protection will operate once the fault is detected. No 
backup protection is required. 
The charging time for CCLP is about 50 ms and the charging 
time for CETP is about 20 ms. Therefore, from the fault occur-
rence to the completion of energy dissipation, it takes 100 ms 
until the MP-CLCB can protect next fault. However, an im-
portant requirement of reclosing is that the UFD has been de-
ionized, which takes about 200 ms [21]. This period is long 
enough for MP-CLCB to be initialized. Therefore, the pro-
posed break would need roughly 200 ms to be ready for pro-
tecting next fault.  
It is necessary to ensure that the mechanical switch UFD1 is 
turned on at a low voltage [22]. Thus, the MBU and D1' are 
turned on firstly. The voltage on NCP is then lowered after 2.5 
ms when the UFD1 starts to close. After 1 ms, when UFD1 
closes successfully, the LCS1 will be turned on and the MBU 
will be turned off. Therefore, the mechanical operation time of 
the MP-CLCB is 3.5 ms. 
Moreover, improving the reliable triggering of thyristors is 
a matter of concern. This issue relies on the industrial design 
and manufacture and may be addressed, for example, by opti-
mization and/or employing special signal channels [23]. 
III. THEORETICAL ANALYSIS OF THE OPERATION PROCESS 
A. Theoretical Model and Current Stress 
The stage-by-stage equivalent circuits during the fault 
interruption process are shown in Fig. 6.  
In Fig. 6, Li (i=2, 3…,n) is the sum of all inductances 
between the near converter to the remote DC bus. It includes 
the equivalent inductance of MMCK, inductance of Ldci, and 
the equivalent line inductance of the lumped parameters of the 
transmission line model. L11 is the equivalent inductance from 
the fault point to the remote DC bus. L12 is the equivalent 
inductance from the fault point to the MMCK. LFCL is the 
inductance of CLP, and Ldc1 is the line current limiting 
inductor. Each converter station is equivalent to a DC voltage 
source whose voltage is Udci (i=1, 2, …, K). Resistance of 
converters and lines, and the on-state voltage drop of each 
power electronics device are ignored as they are relatively 
small. 
a. Analysis of stage I 
During the steady-state, Tg and Tg1 are on and the DC grid 
pre-charges the commutation capacitor. The thyristor is 
automatically turned off once the current drops to zero and the 
pre-charging process ends. The initial pre-charging voltage u10 
can be adjusted by setting the parameter of Cg: 
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g
dc
g CLP
C
u u
C C
=
+
.                              (1) 
b. Analysis of stage II 
1) t0~t2 
During the period of t0~t2, the fault current continues to rise 
through Ta in CLP, as is shown in Fig. 6(a). The steady-state 
current of the faulty DC Line 1 is denoted as I1N. Based on 
KCL and KVL, the fault current i1 is expressed as: 
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2) t2~t3 
At t2, the capacitor CCLP begins to discharge, and the faulty 
line current will be quickly transferred from Ta to CCLP. The 
equivalent circuit diagram is shown in Fig. 5(b). The dynamic 
process of CCLP discharge is described as: 
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Ignoring the time that the current through Ta drops to zero, 
and assuming that the current is transferred to the 
commutating capacitor immediately at t2. Substituting t2 into 
(2), it is obtained that iCCLP (t2)=i1 (t2)=I2, then 
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When designing the initial voltage and capacitance of the 
capacitor, the discharging process of (3) should be considered 
to ensure that uCCLP>0. This is to make sure that the reversed 
voltage is continuously applied on Ta until it is completely 
turned off.  
3) t3~t4 
At t3, uCCLP =0, the reverse charging of CCLP starts, then Tc is 
turned on due to the forward voltage. The equivalent circuit 
diagram is shown in Fig. 6(c). The initial conditions are uCCLP 
(t3)=0, iCCLP (t3) =i1 (t3)=I3, based on KVL, then: 
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4) t4~t5 
As CCLP is charged, uC1 will gradually increase, and iC1 will 
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Fig. 6.  Equivalent circuits during the current interrupting process: (a) 
t0~t2, (b) t2~t3, (c) t3~t4, (d) t4~t5, (e) t5~t6(f), t6~t8. 
 
gradually decrease. When uC1 equals the system voltage, the 
line current begins to decrease, and uC1 will gradually rise 
above the system voltage. At t4, iC1=0, CCLP is charged to the 
highest voltage, Tb turns off and the capacitor is thus 
disconnected.  
After t4, the fault current completely flows through the 
current limiting inductor, based on (4), i1(t4)=I4. The 
equivalent circuit diagram is shown in Fig. 6(d). After t4, the 
faulty current i1 is expressed as: 
2
1
1 4 4
11 FCL
( )
1 ( )
i I t t
L L


= + −
+ +
                (5) 
Compared with (2), the insertion of the current limiting 
inductor reduces the rate-of-rise of the DC fault current. 
c. Analysis of stage III 
At t5, the MBU is turned off, and the Td of ETP is turned on. 
When SA operates, and the fault current is gradually reduced. 
At time t6, the fault current drops to zero, and the decay time 
of current is defined as ∆tbreak. 
The faulty line current i1(t5)=I5 can be obtained from (5), 
and the voltage during the operation of the SA is USA. During 
the decay of current: 
2 1
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The energy that the SA needs to be dissipated is: 
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                  (8) 
The equivalent circuit is shown in Fig. 6(e). When the 
current begins to decay, I5 is smaller than that without CLP. 
As can be seen from (7) and (8), the reduction of I5 reduces 
the interruption time and energy dissipation of SA. 
Additionally, the ETP forms a loop with the inductors which 
results in the reduction of the interruption time and dissipated 
energy. 
d. Analysis of stage IV 
At t6, the capacitor CETP of ETP starts to discharge. Ignoring 
the time that Td’s current drops to zero, then the DC inductor 
current is immediately transferred to the commutation 
capacitor at time t6. It is obtained that iC2(t5)=i1(t5)=I5, 
uCETP(t6)=-ucETP,pre, Ld=Ldc1+LFCL, the time interval from t6 to the 
time when the voltage is zero at t7 is ΔtOFF, and the time 
interval from t6 to t8 when the inductor current decays to zero 
is Δtatt. According to the equivalent circuit diagram shown in 
Fig. 6(f), it can be obtained: 
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The total energy stored in inductors is: 
2
5
1
2
L dW L I=                             (10) 
At t7, uC2=0, the discharge of CETP is completed. Then, the 
DC reactor starts to reversely charge the capacitor. When 
designing the initial voltage and capacitance of the capacitor, 
discharge process based on (9) needs to be considered. The 
interval ΔtOFF from t6 to t7 needs to be greater than the turn-off 
time of the thyristor to ensure that uC2 is over zero until Td is 
turned off.  
At t8, the inductor current drops to zero, D1' turns off and 
the capacitor CETP voltage rises to the maximum value. Then 
the resistor dissipates the residual energy. According to (9) 
and (10), the smaller the capacitance, the shorter the charging 
time and the faster the DCCB recovers. However, the 
maximum voltage across the capacitor increases accordingly. 
Hence, the capacitor parameters need to be properly designed. 
B. Analysis of Voltage Stress 
For each power electronic device, the LCS and the diodes 
are connected in series with the UFD, so the voltage is small. 
The maximum voltage UTamax of Ta is the forward voltage, 
which is equal to UC1max of CCLP. The maximum voltage 
UTbmax of Tb is the reversed voltage which is equal to the total 
voltage of UC1max and the voltage across the current-limiting 
inductor. The voltage of Tc is small. The voltage across the 
MBU is up to the value of USA. Specifically:  
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The voltage of ETP mainly depends on the inductance and 
capacitance. The maximum voltage UTDmax of Td is equal to 
the maximum voltage of the capacitor CETP, then 
2 2
d 8 6 8 6
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2 2 d 2 d
( ) sin cosC C
L t t t t
U u t I u
C C L C L
− −
= = −      (13) 
Using the above equations, the next section will analyze the 
voltage and current stresses of the proposed MP-CLCB under 
specific parameters. 
IV. PARAMETER DESIGN AND ECONOMIC ANALYSIS 
A ±500 kV four-terminal bipolar HVDC grid using half-
bridge MMCs shown in Fig. 7 is used for the test. Eight MP-
CLCBs are deployed. Ldci (i=1, 2, …, n)= LFCL = 0.15 H. CCLP 
= 10 μF. The line inductance is 1.287 mH/km. The grid 
parameters are shown in Fig. 7. The tdet = 1 ms is the fault 
detection time, tUFD =2 ms is the action time of UFD, and Toff = 
60 μs is the turn-off time for Ta and Td. 
From the view of MP-CLCB1, the rated current of Line 12 
is the largest among the three lines. The pole-to-pole fault 
marked in Fig. 7 is simulated. I12N represents the pre-fault 
current of line 12, substituting DC grid parameters into the 
power flow calculation, it is obtained that: Udc1 = 512 kV, Udc2 
= 501 kV, Udc3 = 514 kV, Udc4 = 500 kV, I12N  = 1.78 kA. 
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Fig. 7.  Test system and locations of MP-CLCBs. 
The number of IGBTs in MBP is determined by the 
maximum voltage and current. The 4.5 kV/3 kA high-power 
IGBT devices are selected. It is known from (7) and (8) that 
the larger the USA, the faster the current interruption and the 
smaller the energy dissipation of SA. However, the larger the 
USA, the more IGBTs are needed. In this paper, it is given that 
USA=800 kV. Considering 10% of voltage margin, the number 
of IGBTs in series for MBP is 196. 
At t=t0=0 s, the fault occurs. The time interval from t0 to t3 
is the sum of tdet, tUFD and Toff, i.e., t3=t0+tdet+tUFD+Toff=3.6 ms. 
The capacitor discharge process has little effect on the fault 
current. Substituting t0, t3 and I12N into (2), it is calculated that 
I3=6.23 kA. Substituting I3 to (4) and (5), it is obtained that 
I5=5.82 kA. As the surge rating for a duration in the single 
digit millisecond range can be expected upwards 20 kA, the 
number of IGBTs in parallel with MBP is 1. 
For DCCBs and MP-DCCBs, the required numbers of IG-
BTs are determined by the maximum current and voltage [24]. 
For both DCCBs and MP-DCCBs, the maximum voltage is 
800 kV which is the same as MP-CLCB. The fault current 
calculated from (2) indicates that the current reaches the max-
imum value of 8.93 kA at time t5. Considering the margin, the 
number of parallel IGBTs (4.5 kV/3 kA) is 1 and the number 
in series is 196. Therefore, the MBP of MP-DCCB needs 
1×196 IGBTs. Taking the reversed fault current direction into 
consideration, the number of IGBTs for MBP of the DCCB is 
1×196×2×n. Moreover, as shown in Fig. 1, a DCCB needs n 
UFDs and 2n LCSs, and a MP-DCCB needs 2n UFDs and 2n 
LCSs, where n is the branch number. The above comparison of 
the required IGBTs of each topology is given in Table I. 
TABLE I 
COMPARISON OF REQUIRED IGBTS 
Items DCCB MP-DCCB MP-CLCB 
NCP 
Parallel 3×n 2×3×n 3×n 
Series 2×3 3 3 
MBP 
Parallel 1×n 1 1 
Series 196×2 196 196 
In total 410n 196+18n 196+9n 
Compared with the conventional DCCB, the number of 
IGBTs saved by MP-CLCB is 401n-196. When n=2, the 
number of IGBTs is saved by 75.56%. When n=3, the number 
of IGBTs is saved by 81.87%. Compared with the MP-DCCB 
proposed in [14], the number of IGBTs saved is 9n. When n=2, 
the number of IGBTs is saved by 7.76%. When n=3, the 
number of IGBTs is saved by 10.80%, this comes at the cost 
of additional components. 
According to (9), the value of CETP and the pre-charge 
voltage ucETP,pre will affect the capacitor discharge time ΔtOFF, 
the current-limiting inductor current decay time Δtatt, the 
thyristor maximum voltage UTdmax, the current-limiting 
inductor current iL, and the capacitor voltage uc. In order to 
visually show the influence of the two parameters, firstly, CETP 
is set as 500μF. Based on (9) and (13), the variations of each 
item under different values of ucETP,pre is shown in Fig. 8. 
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Fig. 8.  Effect of ucETP,pre: (a) ΔtOFF: time of the capacitor discharging, (b) 
Δtatt: decay time of  inductor current, (c) UTdmax: maximum voltage of the 
thyristor Td, (d) iL: the current-limiting inductor current, (e) uc: the capacitor 
voltage. 
Figs. 8(a) to (c) illustrate the variation of ΔtOFF (discharge 
time of capacitor), Δtatt (decay time of inductor’s current), 
UTdmax (maximum voltage of the Ta) with the pre-charge 
voltage ucETP,pre. Figs. 8(d) and (e) show iL (current of inductor) 
and uC (voltage of the capacitor) when ucETP,pre is 0.1, 0.5, 1.0, 
1.5 and 2.0 kV. ΔtOFF, Δtatt and UTdmax increase with the 
increase of ucETP,pre. As iL and uC are less affected by the pre-
charge voltage, the time for Td to turn off plays a major role. 
Since TOFF=60 μs, the capacitor discharge time is at least 60 μs, 
from Fig. 8(a), ucETP,pre needs to be over 1.0 kV. 
Given that ucETP,pre is 2.0 kV, the values of each item are 
calculated based on (5), then the effect of CETP is shown in Fig. 
9. Figs. 9(a) to (c) illustrate that the variation of ΔtOFF, Δtatt, 
UCmax (the maximum voltage of the capacitor) varies with the 
value of capacitor CETP. Figs. 9(d) and (e) visually show that 
the development of iL and uC when the capacitor value is 100, 
200, 300, 400 and 500 μF. As the capacitance increases, ΔtOFF 
and Δtatt increase. Therefore, CETP cannot be too large. 
However, as the capacitance value decreases, UCmax increases, 
and the requirement of the voltage capability of Td and CETP 
increases. Based on Fig. 9(c), the smaller the capacitance 
value, the larger increase rate of the maximum voltage will be. 
Therefore, the capacitance value should be selected in the 
range of 250-350 μF. 
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Fig. 9.  Effect of CETP: (a) ΔtOFF: time of the capacitor discharging, (b) Δtatt: 
decay time of  inductor current, (c) UTdmax: maximum voltage of the Td, (d) iL: 
the current-limiting inductor current, (e) uc: the capacitor voltage. 
In this paper, the capacitance of CETP is 300 μF, the pre-
charge voltage ucETP,pre is 2 kV, and the maximum current of 
ETP is close to the initial value of I5. At time t7, the inductor 
current drops to 0, D1 turns off, and the voltage of CETP rises to 
the maximum value. Substituting the parameters into (9) and 
(13), the maximum current of the energy transfer path is 5.83 
kA and the maximum voltage is 165.3 kV. 
Further, according to (8) and (10), when the current is 
interrupted, the energy that the SA dissipates is about 10.97 
MJ. The energy that ETP absorbs is 29.05 MJ. It indicates that 
the proposed MP-CLCB reduces the SA capacity by 72.59%. 
As the large capacity of SA requires a large number of 
insulator columns in series and parallel, the problem of 
voltage and current equalization in the complex 
electromagnetic transient process is one of the bottlenecks [22] 
that limit the capacity increase of the SA. Moreover, the 
introduction of the energy transfer path can effectively extend 
the service life of the SAs. It can be seen that, compared with 
the existing MP-DCCB proposed in [14], the MP-CLCB not 
only saves the number of IGBTs but also effectively reduces 
the capacity of the SA at the cost of additional components. 
For D1'- Dn' and D1- Dn, the diode model is D2601N90T 
whose rated voltage is 9 kV and design voltage is 4.5 kV. For 
CLP and ETP, 5STB18U6500 thyristor is adopted in MP-
CLCB [25]. Its rated voltage and current are 6.5 kV and 1.5 
kA. It can withstand 29 kA maximum surge current for not 
more than 10 ms. Taking the voltage margin into account, the 
design voltage of the thyristor is 3.25 kV [12]. As is given in 
Table II, the number and requirement of each component are 
given based on its voltage and current need to withstand. 
 
 
 
 
 
 
TABLE II 
REQUIREMENT OF THE MAIN COMPONENT 
Components Voltage Current Number Total 
D1'- Dn' 10 kV 6.2 kA 3n Diode 
6n D1- Dn 10 kV 5.8 kA 3n 
Ta 750 kV 6 kA 230 
Thyristor 
263 
Tb 20 kV 6.2 kA 6 
Tc 20 kV 6.2 kA 6 
Td 65.3 kV 6.2 kA 20 
Te 2 kV 5.8 kA 1 
CCLP Value: 50μF; Voltage requirement: 750 kV. 
Value: 300μF; Voltage requirement: 165.3 kV. CETP 
R Energy dissipation requirement: 31.05 MJ. 
V. SIMULATION AND VERIFICATION 
The system shown in Fig. 7 is used in the simulation, the 
parameters and scenarios are the same as Section III. 
A. Verification of Current Suppression 
Currents of the lines connected to the MP-CLCB1 are 
shown in Fig. 10. In steady state, MMC2 and MMC3 work in 
the rectifier mode, and MMC1 receives power. As the healthy 
Lines 2 and 3 are far away from the fault point, the fault 
current rises slowly. Therefore, the currents of Lines 2 and 3 
are only slightly limited by using MP-CLCB. The current of 
Line 1 is cleared after effective fault current limiting. Fig.10 
shows 3 cases: (a) the MP-CLCB operates; (b) only the circuit 
breaker operates without triggering the current limiting 
function; (c) the circuit breaker does not operate. Compared 
with the case where the circuit breaker does not operate, the 
fault is cleared very fast. Compared with the case where only 
the circuit breaker operates, the maximum value of the fault 
current is reduced. 
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Fig. 10.  Line currents of MP-CLCB ports. 
The currents flow through the paths of the MP-CLCB and 
the voltage of main components are shown in Fig. 11. At time 
t0=1.5s, the fault occurs, and the fault line current i1 rises rap-
idly. After 1 ms, Ta and the IGBTs of the main breaker path 
are turned on. After a delay of 100μs, at time t1''=1.1 ms, 
LCS1 is turned off, the current in LCS1 drops rapidly. At time 
t1= 1.2 ms, the current is less than the residual current of the 
corresponding UFD, and UFD1 starts to open. The red dotted 
line in Fig. 11 shows that the results calculated in MATLAB 
match well with the simulation results. It can be seen from 
Fig.11(e) that, after the fault has been cleared, the system will 
recover to a new steady state in about 150 ms which is faster 
than the case where only the regular DCCB operates. Fig.11(f) 
shows the voltage of CCLP, the voltage that CCLP needs to with-
stand is about 750 kV. Fig.11(g) shows the voltage of CETP, 
when the current in the inductor drops to 0, the voltage of CETP 
is the largest, about 165.3 kV. 
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Fig. 11.  Current and voltage of main components of MP-CLCB: (a) Line 1, (b) 
NCP, (c) MBU, (d) SA, (e) DC Bus, (f) CCLP, (g) CETP. 
B. Verification of Current Decay Process 
The current of the inductors and the capacitor of ETP is 
shown in Fig. 12. At time t2=3.2 ms, the UFD1 is fully open, 
Tb and Tc receive turning-on signals. Tb is turned on due to the 
forward voltage. The capacitor CCLP starts to discharge and 
then is reversely charged. At time t4=4.8 ms, the capacitor 
current drops to 0, and LFCL is completely inserted into the 
faulty circuit. At time t5=5.3 ms, SA operates, LFCL and Ldc1 
are bypassed. The fault line current is reduced to 0 and the 
system fault is cleared at time t6=6.7 ms. The capacitor of ETP 
begins to absorb the inductor energy after a short period of 
discharging for 60 μs. At time t7=28 ms, the inductor current 
drops to 0, CLP returns to the initial state. At time t8=80 ms, 
the energy dissipation stage is completed. 
Operation 
of C2 
0
3
6
Current of LFCL and Ldc
Energy dissipation of R
5 25 45 65 t ( ms )
i 
( 
k
A
 )
t6t5 t7 t8
Transferred by Td
Current of C2
Current of R
  
Fig. 12.  Internal current of ETP. 
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Fig. 13.  Comparison of the existing MP-DCCB and MP-CLCB: (a) fault 
current of line1, (b) energy dissipation of SA and R. 
In order to verify the effectiveness of current limiting and 
energy dissipation of the proposed MP-CLCB, the results are 
compared with the MP-DCCB proposed in [14]. The compari-
son of the fault current and the energy dissipation of the SA is 
shown in Fig. 13. 
As seen in Fig. 13(a), compared with the MP-DCCB 
proposed in [14], the proposed MP-CLCB can reduce the fault 
current by 34.83% when the SA starts to operate, which can 
significantly reduce the current stress on each device. The 
time from when the fault occurs until the faulty line current 
drops to zero is shortened by 34.63%. As shown in Fig. 13(b), 
the overall energy dissipation from MP-CLCB’s SA and R is 
similar to the energy dissipated by MP-DCCB’s SA. The addi-
tional dissipated energy in MP-CLCB is caused by the de-
ployment of the LFCL which also stores energy. The proposed 
MP-CLCB reduces 72.59% of the energy to be absorbed by R, 
which can also reduce the energy consumption requirement of 
SA. Thanks to the installation of the ETP, the energy dissipa-
tion of the inductors is independent from the operation of the 
grid. The energy dissipation of inductors will also not influ-
ence the isolation processes of the faulty line. It is because that 
the fault isolation process of the breaker is much faster than 
the period of the energy dissipation. Thus, compared with the 
complete dissipation in the SA, the fault current on the line 
decays more quickly, enabling the faulty line to be removed 
from the system faster. Thus, the system can restore more 
quickly. 
C. Verification of Reclosing Process 
The charging time for CCLP is about 50 ms and the charging 
time for CETP is about 20 ms. From the fault occurrence to the 
completion of energy dissipation, it takes 100 ms until the 
MP-CLCB is able to interrupt next fault current. The de-
ionization time of the MP-CLCB is about 200 ms. In the simu-
lation, the reclosing process after clearing the fault is verified 
as shown in Fig. 14. 
0
2
100 200 300 400 500
De-ionization Re-closing
i1
（
k
A
）
t(ms)
Normal operation
 
Fig. 14.  Line current during the post-fault restoration. 
At time t=200 ms, the MBU and D1' on the branch are first-
ly turned on. The voltage on NCP is lowered after about 2.5 
ms, at that time UFD1 starts to close. After about 1 ms, when 
UFD1 closes successfully, the LCS1 is turned on and the MBU 
is turned off. At t=435 ms, the NCP and Line 1 are restored to 
the rated operating state. Then, the insulation level of the 
faulty line is restored. No overcurrent flows through the MBP 
and the MP-CLCB completes the reclosing process successful-
ly. 
VI. CONCLUSIONS  
In this paper, a multi-port current-limiting DC circuit 
breaker (MP-CLCB) is proposed. The topology, operation 
process, parameter design and economic analysis are provided. 
Conclusions are drawn as follows: 
By using the main breaker path, the MP-CLCB can reduce 
the number of DCCBs and FCLs on healthy lines. Compared 
with the conventional DCCB, the MP-CLCB reduces at least 
75.56% of IGBTs at the cost of additional components. In a 
four-terminal MMC-HVDC system, when the SA starts to 
operate, the faulty line current is reduced by 34.83% compared 
with the existing MP-DCCB. 
The overall energy dissipation by the SA and R of the MP-
CLCB and by the SA of the MP-DCCB is very similar. How-
ever, as the energy dissipation of the SA is assisted by the ETP, 
the energy dissipation of the SA is reduced by 72.59% 
compared with the existing MP-DCCB, which significantly 
reduces the demand for the capacity of SA. The time used to 
clear the fault is reduced by 34.63% compared to MP-DCCB, 
which increases the fault current interruption speed. The MP-
CLCB needs 80 ms to be ready for the next fault clearance and 
can reclose within 3.5 ms after the de-ionization process. 
Although the proposed MP-CLCB can save numerous IG-
BTs, it does involve additional components such as capacitors 
and thyristors which may increase the capital cost. In addition, 
the added subsystems may influence its reliability in terms of 
malfunction and wrong signal. Hence, it is worthy of figuring 
out the trade-off of cost, complexity and reliability without 
sacrificing the fault protection capability. Moreover, it should 
be also highlighted that the impact of the triggering delays of 
different stages and the thyristor recovery behavior on the 
performance of the topology, although highly desirable to ver-
ify its robustness, falls out of the scope of this paper. Last but 
not least, the internal signal communication of the proposed 
breaker should be properly designed to avoid the malfunction 
of power electronics devices and therefore improve its reliabil-
ity. It would be the future work of the optimal design of the 
proposed circuit breaker. 
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